

**AMENDMENTS TO THE SPECIFICATION**

On page 11, please amend the first full paragraph as follows:

In the second example, a current of the current source I<sub>1</sub> is split into collector currents of transistors Q<sub>2</sub> and Q<sub>3</sub> according to a voltage difference between the input voltage V<sub>IN</sub> and the reference and the reference voltage V<sub>1</sub>. A collector current of the transistor Q<sub>2</sub> is further split into a collector current of the transistor Q<sub>7</sub> and a collector current (a first control current) of the transistor Q<sub>8</sub> according to a voltage difference between a voltage at the output V<sub>OUT</sub> (an inter-terminal voltage between the collector and emitter of the output transistor Q<sub>1</sub>) and the reference voltage V<sub>3</sub>. The above workings in the second example are the same as in the first example. Furthermore, a collector current (a second control ~~circuitcurrent~~) of the transistor Q<sub>10</sub> obtained by amplification of the first control current in an amplifier constituted of a second current mirror circuit is provided by further splitting a collector current of the transistor Q<sub>7</sub>.

On page 11, please amend the second full paragraph as follows:

As a result, a base current is extracted from the base of the transistor Q<sub>1</sub> using the second control current obtained by amplifying the first control ~~circuitcurrent~~ flowing into the transistor Q<sub>8</sub> when a voltage at the output V<sub>OUT</sub> takes a voltage in the vicinity of the reference voltage V<sub>3</sub>, thereby enabling a collector current of the output transistor Q<sub>1</sub> to be reduced more efficiently than in the first example. Furthermore, if a base current of the output transistor Q<sub>1</sub> is extracted after amplified at a larger mirror ratio in the second current mirror circuit, increase occurs in current amount extracted from the base of the output transistor Q<sub>1</sub> when a voltage at the output OUT falls to a value lower than the reference voltage V<sub>3</sub>, thereby enabling falling in voltage at the output V<sub>OUT</sub> to be suppressed at a higher speed.